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ABSTRACT: The CMS Tracker under development for the High Luminosity LHC includes an outer
tracker based on “PT-modules” which will provide track stubs based on coincident clusters in two
closely spaced sensor layers, aiming to reject low transverse momentum track hits before data
transmission to the Level-1 trigger. The tracker data will be used to reconstruct track segments in
dedicated processors before onward transmission to other trigger processors which will combine
tracker information with data originating from the calorimeter and muon detectors, to make the
final L1 trigger decision. The architecture for processing the tracker data is still an open question.
One attractive option is to explore a Time Multiplexed design similar to one which is currently
being implemented in the CMS calorimeter trigger as part of the Phase I trigger upgrade. The Time
Multiplexed Trigger concept is explained, the potential benefits of applying it for processing future
tracker data are described and a possible design based on currently existing hardware is presented.
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1. Introduction21
A major upgrade of the CMS experiment at the CERN Large Hadron Collider has been under22
consideration for several years[1, 2]. The objective is for the accelerator to deliver an integrated23
luminosity of 3000 fb−1 over a period of about a decade of operation for a physics programme24
which will include precision measurements of the newly discovered Higgs boson, further searches25
for new physics extended to higher masses, and deeper scrutiny of data for possible discrepancies26
compared to the Standard Model.27
The High Luminosity LHC will require a new tracker around 2023 because of gradual deteri-28
oration of the present detector due to accumulated radiation damage. Its replacement must satisfy29
several demanding requirements, including a lower material budget and increased granularity com-30
pared to the present detector, and enhanced radiation tolerance combined with tolerable power31
consumption and affordable cost.32
A notable feature of the replacement tracking detector is that, for the first time, data should be33
provided to the L1 trigger to constrain the trigger rate to 0.5-1 MHz with a latency of up to ∼1034
µs. The baseline outer tracker design has a “conventional” barrel-endcap layout with two types35
of modules, denoted “2S” and “PS”, which allow selection of hits consistent with a transverse36
momentum above a chosen threshold ∼2 GeV/c and thus reduce significantly the volume of data37
to be transmitted out of the tracker to be used for the L1 trigger decision. The basic concept is to38
compare the binary pattern of hit strips on upper and lower sensors of a two-layer module [5, 6] to39
reject patterns that are consistent with a low transverse momentum track. Hit combinations in the40
two layers consistent with a high-pT track segment are known as “stubs”.41
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In the 2S-module [7, 8] two silicon microstrip sensors are separated by a few mm, with the42
spacing determined by a compromise between transverse momentum precision and the fake stub43
rate resulting from combinatorial background caused by hits from, e.g., nearby tracks, secondary44
interactions and photon conversions. In the cylindrical barrel region, high pT tracks can be iden-45
tified if hit clusters lie within a search window in R-φ (rows) in the second layer. The sensor46
separation and search window determine the pT cut, where the objective is simply rejection of47
a sufficiently large fraction of low pT candidates in the detector so that trigger primitives can be48
transmitted within the available bandwidth. In the barrel region, the sensor segmentation in z (along49
the beam axis) determines the vertex measurement precision; the outermost tracker region uses 550
cm strips, so dedicated PS-module layers [9] with finer segmentation in one sensor are planned.51
Similar considerations apply to the end-cap detectors where the same method can be deployed.52
In total, ∼15000 modules, each with a dedicated fibre-optic link, will send pT-stubs to off-53
detector processors at a 40 MHz rate. The first problem to be solved outside the Tracker is to use54
the arriving stub data to reconstruct tracks to then be associated with other trigger primitives from55
the calorimeter and muon detectors.56
Figure 1. A schematic illustration of a regionally organised conventional trigger. Data originate in Trigger
Primitive Generators (TPGs) which transmit them to Regional Stages for processing, requiring sharing of
data between them to handle boundaries. The regional processors operate in phase with each other. The final
trigger decision is taken at a global level, where the results from individual regions can be compared.
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2. The Time Multiplexed Trigger57
The fundamental idea is that multiple sources send their data to a single destination (node) for58
assembly and event processing. It requires two layers with a static switching network between59
them, which can be a passive optical fibre network even if a large number of connections are60
needed. The implementation could include information processing in both layers or could simply61
involve data organisation and formatting at Layer 1, followed by data transmission to Layer 2,62
where all event processing occurs. The Time Multiplexing (TM) principle is very similar to what63
is deployed in the CMS High Level Trigger (HLT) [10] which uses a commercial CPU farm as its64
Layer 2, while the interconnection fabric makes use of an active network to manage traffic between65
the two layers. However in the HLT the data traffic scheduling is more complex because the volume66
of data for each event fluctuates greatly, and the latency requirements are very different than for the67
L1 trigger.68
Figure 2. In the Time Multiplexed Trigger all data from every TPG are transmitted to a single processing
node for each LHC bunch crossing. The processors are therefore out of phase with one another by one LHC
clock cycle. The multiplexing fabric may simply be a serial interconnection from each TPG to each TMT
node. In this example, each TPG would be equipped with seven serial transmitting links and seven links
would arrive at each processor, one from each TPG.
A comparison between a conventional trigger (CT) and TMT is shown in figs 1 and 2 where,69
for illustrative purposes, data originate from seven regions of CMS. In the CT, the regional segmen-70
tation is maintained in the processing stages which operate synchronously, necessitating sharing71
between the different regional processors as illustrated by the diagonal lines between them. In the72
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TMT data are routed through a multiplexing network which directs all the data from an individual73
bunch crossing to a single processor. The processors are not synchronous but are arranged to be74
one LHC clock cycle out of phase with their neighbours so that data should arrive sequentially in a75
round robin fashion.76
2.1 Potential pros and cons of Time Multiplexing77
A key element of the TM concept is that all the data from a given LHC bunch crossing (BX)78
pass through at a single node for processing, which avoids boundaries and sharing of information79
between processors. However, this does not preclude subdivision of the detector into regions within80
each processing node provided the boundaries are properly handled to minimise data sharing, which81
is discussed in more detail later. In fact, for such a large data source as the CMS Tracker it is82
probably essential to segment the system since the number of links into each processing node is83
defined by the number of TPG cards, which is in turn defined by the number of detector links, and84
present FPGAs have insufficient input links to receive all Tracker TPGs into a single device, which85
is not expected to change.86
Actually a more important argument is that the overall processing architecture is well matched87
to operation of the FPGAs which carry out the processing. FPGAs operate optimally using highly88
parallel streams with pipelined steps running at data link speed, and it has been found [11] to be89
very important to adapt the algorithms to the constraints of FPGA operation or else even relatively90
simple tasks may result in a design which cannot be mapped physically into an FPGA. Many91
conventional algorithms can overflow the capacity of even a very large FPGA because of timing92
constraints or routing congestion for two-dimensional algorithms; some examples are given later.93
The TMT reduces the requirements on synchronisation, which can be demanding in complex94
high speed systems. In a CT data can only be reliably exchanged if the processors sharing data are95
fully in phase. This is achieved by careful serialisation and deserialisation stages, running much96
faster than the LHC clock frequency, using well defined, high quality clock signals which must97
be carefully managed throughout the entire system. In contrast, since the TMT processors are98
essentially operating independently, precise synchronisation is required only between the boards99
within each node, and not across the entire trigger.100
Another advantage of avoiding boundaries or reducing them to a minimum is that only one101
or two nodes are needed to validate an entire trigger, since each node is carrying out identical102
processing, but just delayed by one LHC clock cycle compared to its neighbour in a round robin103
fashion. Additional nodes replicating one of the others can be used for redundancy, or algorithm104
development. If a hardware failure occurs at one TMT processor, it leads to a temporary loss of105
efficiency - by a factor 14% in the example of 7 nodes - until the processor is fixed, and a redundant106
node can be quickly switched in to replace the faulty one. In a CT, the loss of a regional processor107
affects every bunch-crossing and has more complex ramifications whose impact on physics is not108
so easy to foresee and the complexity of interconnections could also make replacement a more109
difficult task.110
One possible drawback of the TMT is the time required for transmission of data from Layer111
1 to Layer 2; this appears to imply that processing cannot begin in a system with N nodes until112
N clock cycles have elapsed, thus adding to the latency of a time-critical system. However, if113
the data are properly organised, Layer 2 processing does not need to wait for entire event data to114
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be assembled and the pipelined processing can start as soon as the first cycle’s worth of data are115
present.116
As has been observed in the CMS calorimeter trigger, it is easily possible to construct a TMT117
system using a single type of processing board in both layers, which can be advantageous for118
procurement and long term maintenance.119
Why is it that the Time Multiplexed approach has not been used in previous trigger systems?120
The reason is mainly that technology limitations have been significantly reduced in recent years121
with the advent of very large and powerful FPGAs, containing many on-chip high speed serialiser-122
deserialisers, and the availability of compact, relatively inexpensive, conveniently packaged high123
speed optical link components.124
2.2 Processing challenges125
The challenge of finding tracks in the high luminosity LHC environment within the L1 trigger la-126
tency is formidable and, in any track-trigger processing architecture, must be the subject of consid-127
erable investigation in the coming years. For this reason, it is worth looking at previous experience128
with FPGA algorithm development, even if not directly applicable to track finding, to see where129
difficulties have arisen. There is so far quite limited experience of developing firmware for the lat-130
est generation of FPGAs, such as the Xilinx Virtex-7 family [12], and yet examples of algorithms131
which appear quite simple and are readily emulated in software but which do not lead to viable132
firmware code have been identified. They seem to suggest that it is most important from an early133
stage to focus on algorithms which are well adapted to pipelined parallel processing.134
One algorithm which was studied during the development of the CMS calorimeter trigger [13]135
which led to routing congestion in the logic synthesis was an apparently simple case of a 30 x 36136
array of towers (∼25% of the CMS detector) containing a 10 bit energy measurement where 2 x 2137
tower clusters are formed, representing electron candidates, and then the array is searched for 16-138
cluster entities which could be associated into objects resembling jets. Such a design corresponds to139
a data throughput of 432 Gbps, excluding encoding, corresponding to about 75% of the available140
bandwidth into the calorimeter trigger processor board. No firmware apart from the algorithm141
was defined while, in reality, considerable extra firmware would be needed for sorting, transceiver142
management, DAQ formatting and transmission, etc. Even in this massively over-simplified case,143
however, the place and route procedure failed in a Virtex-7 model XC7VX485T because of routing144
congestion, even though the Look Up Table (LUT) usage was only 29% of the available resources.145
In the synthesis of the logic, the routing software identified a dense, highly congested de-146
sign which it could not overcome. This was addressed in a more realistic example by designing a147
pipelined jet algorithm for a 56 x 72 tower array in η-φ space, which is the size of the CMS bar-148
rel calorimeter. The 4032 sites were searched individually for a pattern consistent with a circular149
object above a required energy threshold contained in a 9-tower diameter region. The result with150
its associated energy was passed to a LUT to determine the status of the object in a subsequent151
processing stage, e.g. the Global Trigger. This is a more complex problem than the previous exam-152
ple, yet the design was successfully synthesised requiring less than 1% of the FPGA resources and153
with a very low latency of 9 processing cycles, which would require only 1.5 LHC bunch crossings154
using an FPGA processing speed of 240 MHz; the design was shown to function successfully at up155
to 400 MHz clock speed.156
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The relevance of this example is that by pipelining the data flow in η the algorithm has been157
effectively reduced from a 2D to a 1D problem, and this reduction in dimensionality by using time158
is highly desirable if FPGAs are to be used for track finding.159
An even more complex TMT jet algorithm has been developed which searches for a 9 x 9 sum160
of trigger towers at every site in the calorimeter consistent with a jet signal, including allocating161
shared signals from overlapping jets and correcting for pile-up. It emulates an algorithm operating162
in the CMS HLT equivalent to the anti-kt jet clustering [14] used in CMS full offline event recon-163
struction. It also provides a pipelined sort of candidates in φ and an accumulating pipelined sort of164
candidates in η , plus energy sums over rings of towers in φ with scalar and vector computations of165
“Missing” ET and HT . This is done using less than 45% LUT utilisation including links, buffers,166
control and DAQ functions in a Virtex-7 XC7VX690T clocked at 240 MHz. The careful planning167
of the layout of the design and its fully pipelined nature were essential to achieve this. Recent tests168
allowed the verification of algorithm performance and measurements of the latency, which was169
well within the maximum allocation of 41 BX.170
3. Design of a Track-Trigger TMT171
3.1 Hardware172
Rather than speculate too far about what type of processor might be used in the future when this173
system is actually needed by CMS, we focus on what can be achieved using the most advanced174
available processors, of which the MP7 [15, 16] is a good example. This board will be used in the175
current CMS Phase I Trigger upgrade from 2015 [17].176
The MP7 is a processing board based on a Xilinx Virtex-7 FPGA and Avago MiniPOD optics177
in a µTCA format designed to implement Layer 2 of the TMT architecture for the L1 Calorimeter178
Trigger. The switching fabric is implemented optically via a patch panel. The total optical band-179
width available to each MP7 processor amounts to 0.9 Tbps, provided by 72 links operating at up180
to 12.5 Gbps for both input and output, and is therefore well matched to a high throughput process-181
ing application such as track finding at HL-LHC. A series of MP7 boards have been thoroughly182
tested during a development and prototyping phase and are now being manufactured for use in183
CMS where they will be operated using 10 Gbps data links.184
3.2 Possible layout of a CMS TM Track-Trigger185
The two stages are envisaged to be comprised of Layer 1 Pre-Processors (PP, or FED in CMS186
terminology) and Main Processors (MP) at Layer 2. Inputs to the PP layer will be provided by GBT187
links [18] with data transfer at 3.2 Gbps. The PPs would format event fragments for transmission188
to the DAQ; format, order and time-multiplex trigger data for onward transfer to the MPs and189
possibly provide a first stage of trigger processing. Each MP takes links from all PPs as input with190
the event assembled over a TM period, then algorithms process pipelined data to deliver suitable191
track information to the further global stages of the L1 Trigger.192
Since the CMS tracker will have 15,454 modules, each served by its own optical link, ∼230193
PPs will be required, as the maximum number of input links to the MP7 is 72 which limits the num-194
ber of Pre-Processor cards which can be connected to the tracker without resorting to an interme-195
diate data compression stage (whose advantages have yet to be evaluated). In fact, 4 bi-directional196
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links are reserved for communications with the DAQ so the maximum number available is 68 for197
each MP7. Here a data link speed of 10 Gbps is assumed for the conceptual design.198
Since each processing node must receive 1 link from each PP, each node must receive at least199
∼230 fibres. This is more than may be received by a single MP7 and so each processing node200
must be composed of multiple physical cards. It is therefore necessary to geometrically divide the201
detector into processing regions.202
This is done by subdividing into φ regions and restricting the problem by estimating the min-203
imum number of required Trigger Regions (TRs), imposing the constraint that one module should204
not be shared across more than two TRs. This provides a simple solution to the issue of duplicate205
tracks which may be found in regions which are shared by multiple MPs; if each MP can communi-206
cate with only two shared regions a convention can be adopted to accept track candidates which use207
hits from a shared region only from one side, say “left” or “right”. This avoids a further processing208
stage which would be required to decide which tracks found in a boundary region should be kept209
by comparison of the candidates.210
Using a software tool which was developed to automate and evaluate alternative layouts of the211
future tracker [19] it is possible to assign modules to PPs. By conservatively assigning a lower mo-212
mentum cutoff of 1 GeV/c in the boundary region, it was found that the tracker can be subdivided213
into φ regions using as few as 5 TRs. The 1 GeV/c cut might be tightened, but such a choice might214
be desirable to allow better reconstruction at 2 GeV/c in case of particle tracks which generate hits215
outside a simple geometric boundary, such as from bremsstrahlung, e+e− pair production or large216
multiple scattering events. Fig. 3 indicates, for the barrel region, how the regions were allocated.217
Figure 3. An illustration of the barrel region of the new Tracker. Modules in blue are allocated to a unique
Trigger Region, while data from those in red are duplicated to both of the two neighbouring TRs. This allows
the TMTT to handle track candidates which cross TR boundaries and offers a convenient way of assigning
the resulting inevitable duplicate tracks, as described in the text.
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3.3 The Time Multiplexing period218
The Time Multiplexing period is not a completely free parameter and a range of values is possible;219
for this initial evaluation a value of 24 BX has been chosen, which can be optimised following220
further study; there are possible arguments for larger or smaller values. Note that a longer period221
implies more processing nodes and a shorter period implies fewer.222
With a small TM period the full event can be quickly assembled into one MP while a longer223
period could allow more efficient pipelined processing of data into the MP. A small period limits224
the allowable data volume which can be transferred from PP to MP for each event, which could225
be increased only by increasing the number of links per PP, which may be physically limited, e.g.226
by space on the board or power considerations. Clearly increasing the TM period gives rise to227
converse arguments.228
In practical terms, the possible range is from a minimum of ∼15 BX to a maximum of ∼34229
BX. The minimum value is determined, for a given number of Trigger Regions, by the PP output230
bandwidth since the total data volume flowing from each TR of the tracker must be delivered to231
each MP. The calculation should take into account the shared regions as well as the total number232
of links to each MP, so there is no simple formula and a practical optimisation is required. Simi-233
larly the maximum value is mainly driven by the number of links available on each MP7 and the234
requirement to share them between neighbouring Trigger Regions. It should be borne in mind that235
the constraints imposed by the MP7 design might easily change with future technology evolution,236
and the number of Trigger Regions is a choice also decided by realistic factors, such as the han-237
dling of duplicates described above. A subdivision into five φ regions seems to be a convenient238
choice for the proposed CMS layout. However, maintaining the maximum of two shared regions239
convention could still allow more than five sectors, if there were arguments to do so.240
The allocation of modules to φ regions, or sectors, should be possible independently of the241
TM period, but the actual distribution of links and their numbers depends on this choice. For the242
24 BX value, the result of the allocation of processors and links is shown in fig. 4 where the243
number of links and boards required to handle 5 φ Trigger Regions and their interconnections are244
shown. Typically 28 or 29 Pre-Processors are needed for Trigger Regions which are not shared245
while shared regions require 17-20 PPs, each of which duplicate their incoming data and transmit246
to two TRs. The φ regions require very similar resources, which is desirable, and it can be seen that247
63-66 of the 68 available links are used in each sector. In this scenario the tracker can be read out248
and trigger data processed using 353 µTCA format cards, which can be compared with 440 (much249
larger) 9U VME FED cards required for a similar number of modules in the present CMS Tracker.250
3.4 Algorithms and firmware251
The purpose of devising a suitable architecture is largely to confront the next major challenge of252
implementing the CMS track-trigger, which is to establish the best way of finding tracks in the253
high luminosity LHC environment. Both processing latency and tracking-finding efficiency are254
major concerns, so the demonstration of suitable working algorithms successfully programmed255
into firmware is essential to establish the performance of the system. It is also important since,256
as previously mentioned, we know from experience with the MP7 and the calorimeter trigger that257
large FPGAs present serious challenges, including potentially exceeding RAM resources or that the258
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Figure 4. The allocation of links and processors to the five sectors φ 1−5 separated schematically by dashed
vertical lines. Data arrive from the Tracker at the top of the figure on 3.2 Gbps FE links. All other links run
at 10 Gbps. PPs which do not share their data are shown in blue; those PPs which share data are in red and
hence each have two output paths leading to the MPs. Each of the PPs must transmit their data to all of the
24 MP nodes so the arrows actually represent large numbers of fibres, whose numbers are indicated.
logic place and route task fails to converge within timing constraints after many hours, sometimes259
for very minor, but nevertheless intractable, reasons. Algorithms devised to work in software may260
not be easily translatable into firmware logic.261
This part of the work is at an early stage and we are currently investigating methods which262
lend themselves to pipelining and parallel processing. One such example is based on the Hough263
transform where it is well known that lines in physical space (e.g. y = mx + c) can be identified with264
points (m, c) in a dual parameter space. This could be applied to incoming data where for each data265
point (x,y), a value of m is hypothesized and c calculated. Values of m and c are histogrammed into266
an array, where array elements with significantly more entries than background can be identified267
with tracks in the two-dimensional space and sent for fitting.268
Efficient logic can be defined for this type of problem of populating an array in a fully pipelined269
manner, with no iterations and only local data transfers. This is then a very realistic method for270
implementation in an FPGA and would certainly work with sufficient points on a track but it is as271
yet unclear if the LHC high pile-up conditions will generate too many matching combinations. In272
any case, this is more than a two-dimensional problem so ways have to be devised to distinguish273
genuine tracks from increasingly frequent combinatorial background which will occur as the LHC274
luminosity rises. At this point, it is essential to gain direct experience in a working system, which275
can readily be done profiting from CMS calorimeter trigger developments.276
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3.5 A demonstrator277
One of the very attractive features of the TMT architecture is its great flexibility. This becomes278
clearer when considering what is required to evaluate a system. Since raw data from the tracker279
will not be available, the PPs should act as data sources and provide emulated data, which can be280
stored in on-board memories, to the MPs. The emulated data can range from random bit patterns281
to simulated Monte Carlo events.282
Clearly, a system of N nodes can be evaluated with 1/Nth of the processing cards required for283
the full system, as every node is performing identical operations on similar but independent data for284
an individual bunch crossing, where each bunch crossing is uncorrelated with its neighbours. Thus285
for the 24 TM period system described above, about 10 PPs (using all the output links available on286
each one) and 5 MPs would be needed. However, this can be further reduced since the MP7 is very287
flexible and it is desirable to take full advantage of as many of the links available on each module288
as possible, and the processing power available.289
Each sector in φ is essentially equivalent and certainly processing data independently of the290
other sectors. It may eventually be desirable to study in detail the performance of each sector, in291
case of issues like geometrical acceptance or material budget effects, but at this stage each sector292
can be regarded as identical. Hence only one fifth of the single TM period system is needed,293
requiring just 1 MP and 3 PPs, to handle the boundary regions. Since each PP will have enough294
links to service a single MP, the three logical PPs can be provided by one PP, so the whole TMT295
system can be studied with as few as two MP7 processors as shown in fig. 5, which can be compared296
with fig. 4. In a system with regional sharing, this type of simplification is very unlikely to be297
possible.298
18 28
63
1
28
18
63
φ1 φ2 φ3
No. emulated 
PPs
No. PP-MP
 links
No. PP links/MP
Total no. 
PP-MP links
No. TMT nodes
17
17
MP7
Figure 5. Three PPs and one MP are sufficient to demonstrate a φ slice of the entire system. However, the
PPs can be provided by one MP7 since sufficient links and memory are available. Therefore only two MP7s
are needed to emulate event data transmission and processing from one out of five Trigger Regions, for one
of every 24 BX.
This demonstrator has been built for the CMS calorimeter trigger, including with infrastructure299
– 10 –
firmware and software, making it easy to redeploy for this application.300
4. Conclusions301
The TMT is now a proven architecture in CMS and will operate in the CMS calorimeter trigger from302
2016. It has many attractive features for future trigger applications including great adaptability to303
external constraints using a minimal number of hardware variants.304
The hardware is very flexible and can be deployed for a track-trigger application with only a305
very small fraction of the final system required to validate the concept. Components already exist306
using present state-of-the-art technology which have the required performance to build such a sys-307
tem although technological evolution should mean that more powerful systems can be implemented308
in future.309
The next major challenge is to prove that suitable track finding algorithms can be implemented310
and their performance evaluated.311
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